



GP-GPU

GPU architecture

Stéphane Vialle



école doctorale Sciences et technologies de l'information et de la communication (STIC)



Stephane.Vialle@centralesupelec.fr http://www.metz.supelec.fr/~vialle



GPU architecture

1 – From vector to GPU based architectures

- 2 NVIDIA products
- 3 CUDA cores architecture
- 4 Recent architecture issues



From vector to GPU based architectures Vector and SIMD architectures

8 vector processors



Cray Y-MP (VECTOR architecture)

Vector instruction set



CM2 (SIMD architecture)

65536 1bit-ALU

> Single Instruction Multiple Data

SIMD instruction set


Extended Fortran / Extended C-language

Programming language & machines: to apply same instruction suites on each element of large data-arrays

DEC MasPar Cray1 CM2 - Cray Y-MPSTOP 1976 1987-1988 1992-1996



Rise of the clusters






Birth and evolution of GPU

Hybrid « *clusters* »

- HPC clusters
- Each node includes one or several GPU


Rise of the « *clusters* »

- Cheap parallel machines
- HPC clusters
- SuperComputers with cluster architecture






Birth and evolution of GPU



Summit - USA: N°1 in 2019, N° 2 in 2020-21

143.5 Pflops

- 9 216 processors IBM POWER9 22C 3.07GHz
- 27 648 GPU Volta GV100: 6 GV100/node
 → 2 282 544 « cores » (CPU cores + CUDA cores)
- interconnect: Dual-rail Mellanox EDR Infiniband
- 10 MWatt





GPU in the 2019-Top500

Group of TOP500 machines with GPU NVIDIA

[+] None						[+] NVIDIA Volta	
Sunway MPP, Sun	Cra Thi	Len Pow C	Dell C6 Re	eli <u>Thi</u> BlueGen	Int Cra	IBM Power System AC922	I Power System INS
		Len Len	iD	Da Sug	Cra Fuj		In IN
	Bul bul I	Bull Sug C		GI I PRIMERG	Lenovo		In IN
		TT				DDI	Bu MERG Apol IBM Po NVI
	Th	HPE Len B	iul Po H	IPE bul Tun	SGI Cra	NVIDI IBM P De	
Cray CS HPE NeX	Bull S	Cra bul C	Cray XC4 T	Thin Le ThinkSy	Bul Len		T Q NVIDI IBM PO Apo
						Apd NV IN NVIDI Th Su	
SGI Fuj Cra	Inte Del			iuj Le	Cra	IB IN Su Th IN	Su HPE In
Len							Matrix-200 [+] N
Apo Bul HPE	Blue Thi		ower Ci	Tra Cray XC	Cray Cr	Cray XC50 Prol	I-IVB-FEP CI
SGI Cr Cra Thi	Blu Tu	HPE S P	Pow Ci	ra Leno Len	Cra SGI		Cra Cr
		HP Sug			bul		Powered by Zing Char



GPU in the 2022-Top500


Group of TOP500 machines with GPU NVIDIA

[+] None	1							[+] 17
Superco	mputer Fu	igaku, A64	FX	Sunway I	MPP,	Ama	Cra Bul Cr	HPE Cray EX235a, AMD Optimized 3rd Genera HPE Cray
					Apo	HPE	Thin	
				sgi sg	Apo	SX- HPE	Pow HP	
Thi _	Bul	Bul -	Bu	Dell C	Thin	BullSe		HPE Cray
	HP			HPE	HPE NE	(Bul	HPE Le	
Bul		Cra –	- PRI	Cray	Cray	PRIME	Apol	
Bu	Bul		α _ - -	Bul	Cra		SX-	[+] NVIDIA Volta [+] Matrix IBM Power PR IBM Power Powe IBM TH-IVB-FE
[+] NVID	IA Ampere	$\int $				u		
HPE Cr	NDV Ap		Apol	NVIDIA	NVI Thi		Apol	IBM P PRI Cray IBM Cra Cray
	YAN Ap	O ND Bul				NVI Thi	NDv Ins	



GPU in the 2023-Top500

Group of TOP500 machines with GPU NVIDIA





GPU architecture

- 1 From vector to GPU based architectures
- 2 NVIDIA products
- 3 CUDA cores architecture
- 4 Recent architecture issues



GeForce / Tesla families

2 NVIDIA product families, 2 strategies:

Available cores:



- Generic CUDA Cores
- Tensor Cores
- Ray Tracing Cores

Floating-point format:

- simple-precision: many units, high perf
- double-precision: very few units, low perf

Computing capabilities:

• NOT certified

Insertion into clusters

• forbiden!

Available cores:



Generic CUDA Cores

- Tensor Cores
- Ray Tracing Cores

Floating-point format:


- simple-precision: many units, high perf
- double-precision: many units, high perf

Computing capabilities:

• certified

Insertion into clusters

• authorized/recommanded





Tesla H100 packaging (V100 > A100 > H100)







V100 has been a 3 billion dollar R&D project A100 ? ... H100 ?




GPU architecture

- 1 From vector to GPU based architectures
- 2 NVIDIA products
- 3 CUDA cores architecture
- 4 Recent architecture issues



CUDA cores architecture CPU-GPU overview


• Both CPU and GPU are « multi-cores » with « hierarchical memories »



- CPU and GPU boards communicate across a fast NVLink, or a std (and slow) PCI-eXpress
- → CPU uses GPU as a *scientific coprocessor* for *vector/SIMD computing*



CUDA cores architecture PTX virtual machine



In this chapter


CUDA cores architecture Stream Multiprocessors architecture

A GPU is a set of N Stream multiprocessors (SM):

- *N* independent « SIMT » machines
- Sharing the GPU board memory

Before Volta & Turing architectures one SM included:

- 1 instruction decoder/unit
- 32 strongly synchronized *hardware threads*, running *warps* of 32 threads
- 32K-128K registers distributed among all *hardware threads* (and not shared)
- A fast memory shared between all running threads (of the SM)
- + A scheduler of warps of threads, among a larger block of threads




CUDA cores architecture Stream Multiprocessors architecture

A GPU is a set of N Stream multiprocessors (SM):

- *N* independent « SIMT » machines
- Sharing the GPU board memory

Since Volta & Turing architectures each SM is more complex:

- several instruction decoders/units
- 64 hardware threads
 - still running *warps* of 32 threads
 - less strongly synchronized
- 32K-128K registers distributed among all *hardware threads* (and not shared)
- A fast memory shared between all running threads (of the SM)
- + several schedulers of warps of threads



CUDA cores architecture Stream Multiprocessors architecture


What is a « CUDA core » ?

→ It is a hardware thread:
 1 ALU + access to SP and DP floating point units + some registers of the SM + access to the shared memory + access to the global memory of the GPU

CUDA core


Comparison to CPU:

- A CUDA core can be compared to one ALU of a CPU SIMD unit (AVX units)
- A CPU core can be compared to one Stream Multiprocessor of a GPU






CUDA cores architecture GPU multiple memories






CUDA cores architecture GPU multiple memories



Turing memory hierarchy

- All data accesses cross the L2 generic cache
- Both L1 generic cache and specialized texture cache read the L2 generic cache
- Using only L2-L1 mechanism is not so disadvantageous since Turing architcture
- But using the *Shared Memory* is still efficient (and more complex)





GPU architecture

- 1 From vector to GPU based architectures
- 2 NVIDIA products
- 3 CUDA cores architecture
- 4 Recent architecture issues



New Tesla GPU

Volta architecture:

- ex : carte V100 (pro) pour le calcul
- unités de calcul entier
- unités de calcul simple précision
- unités de calcul double précision
- Tensor cores



SM							L1 Instruc	tion Cache								
	Wa		nstruc vedule			(cik)			Wa		nstruc leclule			clk)		
			h Unit File ('								h Unit File ('					
	Rey	lister	File(10,30	+ x 32	outy			nei	giacer	File (10,30	+ x 32	-0it)		
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32				
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32				
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32				
FP64	INT	INT INT FP		FP32 FP32		INSOR	TENSOR	FP64	INT	INT	FP32	FP32		SOR	TENSOR	
FP64	INT	INT	FP32	FP32	CORE		CORE	FP64	INT	INT	FP32	FP32	CORE		CORE	
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32				
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32				
FP64	INT	INT	FP32	FP32	H			FP64	INT	INT	FP32	FP32			$\vdash \vdash \vdash$	
LDV LDI ST ST	LD/ ST	LD/ ST	LDI ST	LD/ ST	LDI ST	LD/ ST	SFU	LDF L ST S	D/ LD/ T ST	LD/ ST	LD/ ST	LDI ST	LD/ ST	LD/ ST	SFU	
												_				
	-	LOIN	nstruc	tion C	ache				-	LOI	nstruc	tion C	ache			
		rp Sch	nedule	r (32 t	hread	(clk)		E		rp Sch	redule	r (32 t	hread			
	Di	rp Sch spatc	vedule h Unit	r (32 t (32 th	hread read/c	(cik) :ik)			Di	rp Sch ispatc	iedule h Unit	r (32 t (32 th	hread/ read/c	(k)		
	Di	rp Sch spatc	nedule	r (32 t (32 th	hread read/c	(cik) :ik)			Di	rp Sch ispatc	redule	r (32 t (32 th	hread/ read/c	(k)		
FP64	Di	rp Sch spatc	vedule h Unit	r (32 t (32 th 16,38	hread read/c	(cik) :ik)		FP94	Di	rp Sch ispatc	iedule h Unit File (*	r (32 t (32 th	hread/ read/c	(k)		
FP64	Di Reg INT INT	rp Sch spatc jister INT INT	File (' FP32	r (32 th (32 th 16,384 FP32 FP32	hread read/c	(cik) :ik)		FP54 FP54	Reg INT INT	rp Sat ispatc gister INT INT	File (* FP32	r (32 th (32 th 16,38- FP32 FP32	hread/ read/c	(k)		
FP64 FP64	Di Reg INT INT INT	ister INT INT	FP32 FP32 FP32 FP32	r (32 th (32 th 16,384 FP32 FP32 FP32	hread read/c	(cik) :ik)		FP54 FP54 FP54	Reg INT INT INT	rp Sch ispatc gister INT INT	File (* FP32 FP32 FP32	r (32 th (32 th 16,384 FP32 FP32 FP32	hread/ read/c	(k)		
FP64 FP64 FP64	Reg INT INT INT INT	ister INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,384 FP32 FP32 FP32 FP32	hread readic 4 x 32 TEN	(clk) (lk) (-bit)	TENSOR	FP44 FP44 FP44	Rog INT INT INT INT	rp Sat ispatc gister INT INT INT	File (* FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32	hread/c read/c 4 x 32	lk) -bit) SOR		
FP64 FP64 FP64 FP64	Reg INT INT INT INT	INT INT INT INT INT	File () FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,384 FP32 FP32 FP32 FP32	hread readic 4 x 32 TEN	(clk) :lk) :-bit)	TENSOR	FP44 FP44 FP44 FP44	Reg INT INT INT INT	INT INT INT INT INT INT	File (* FP32 FP32 FP32 FP32 FP32	(32 th (32 th 16,38- FP32 FP32 FP32 FP32 FP32	hread/c read/c 4 x 32	lk) -bit)	TENSOR	
FP64 FP64 FP64 FP64 FP64	Reg INT INT INT INT INT	INT INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	hread readic 4 x 32 TEN	(clk) (lk) (-bit)		FP44 FP44 FP44 FP44 FP44	Reg INT INT INT INT INT INT	INT INT INT INT INT INT INT	File (* FP32 FP32 FP32 FP32 FP32 FP32 FP32	(32 th (32 th 16,38- FP32 FP32 FP32 FP32 FP32	hread/c read/c 4 x 32	lk) -bit) SOR		
FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT INT	INT INT INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32	hread readic 4 x 32 TEN	(clk) (lk) (-bit)		FP44 FP44 FP44 FP44 FP44 FP44 FP44	Reg INT INT INT INT INT INT	rp Sch ispatci gister INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th (6,38- FP32 FP32 FP32 FP32 FP32 FP32 FP32	hread/c read/c 4 x 32	lk) -bit) SOR		
FP64 FP64 FP64 FP64 FP64 FP64 FP64	Reg INT INT INT INT INT INT INT	INT INT INT INT INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32	tread 4 x 32	cik) ik) i-bit) SOR	CORE	FP44 FP44 FP44 FP44 FP44 FP44 FP44	Reg INT INT INT INT INT INT INT INT	rp Sch ispatci gister INT INT INT INT INT INT	File (' FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th (6,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32	treadic 4 x 32	IK) -bit) SOR RE	CORE	
FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT INT	INT INT INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32	hread readic 4 x 32 TEN	(clk) (lk) (-bit) SOR (RE)	CORE	FP44 FP44 FP44 FP44 FP44 FP44 FP44 FP44	Di Reg INT INT INT INT INT INT INT INT	rp Sch ispatci jister INT INT INT INT INT INT INT LCV ST	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th (6,38- FP32 FP32 FP32 FP32 FP32 FP32 FP32	hread/c read/c 4 x 32	lk) -bit) SOR	TENSOR CORE	
FP64 FP64 FP64 FP64 FP64 FP64 FP64 Lov LDi	Diale Control	INT INT INT INT INT INT INT INT INT INT	File (FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,38 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	tread 4 x 32	(clk) (lk) (-bit) SOR (RE)	SFU B L1 Data Cas	FP44 FP44 FP44 FP44 FP44 FP44 FP44 FP44	Di Reg INT INT INT INT INT INT INT INT	rp Sch ispatci jister INT INT INT INT INT INT INT LCV ST	File (1) File (1) FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	(32 th (32 th (6,38- FP32 FP32 FP32 FP32 FP32 FP32 FP32 LD	treadle 4 x 32	IK) -bit) SOR RE	SFU	


1 Stream Multiprocessor




New GeForce GPU

Turing architecture:

- Ex : RTX 2080Ti GPU board
- unités de calcul entier
- unités de calcul simple précision
- Tensor cores
- Ray Tracing cores
- (re-)Unified Cache L1 Shared memory








New GeForce GPU

Turing architecture:

- Ex : RTX 2080Ti GPU board
- 72 Stream Multiprocessor (SM)
- 64 CUDA cores / SM
 → 4608 CUDA cores
- Double-precision computing is possible but slow
- 8 Tensor cores / SM
 → 576 Tensor cores
- 1 Ray Tracing core / SM
 → 72 RT cores
- More efficient cache memory



Recent architecture issues Motivation to design RT cores

Ray Tracing cores:

- Final objective: « real time ray tracing for video »
- Currently: GPU not powerful enough
 → Real Time RT on a subset of rays
 + interpolation with Tensor Cores



Video game remains the main market for NVIDIA

→ GPU architecture evolutions must be useful for the video game market

SOL MAN from NVIDIA SOL ray tracing demo running on a Turing TU102 GPU with NVIDIA RTX technology in real-time



Tensor Core features


64 specialized

computing units

Tensor cores:

1 TC achieves a flow of product-add on a flow of 4x4 matrixes

- D = A.B : produces a flow of D output matrixes
- D = A.B + C, with accumulation of A.B product flow into C matrix



Possible mixed-precision:

- input matrixes encoded on 16 bits
- internal computing on 32 bits
- output matrix flow on 16 or 32 bits

Useful for many kinds of applications: image processing, Machine Learning, Linear Algebra...




Tensor Core features

Tensor cores:

- 1 TC achieves a flow of product-add on a flow of 4x4 matrixes
 - D = A.B : produces a flow of D output matrixes
 - D = A.B + C, with accumulation of A.B product flow into C matrix

A Tensor core:

- is a hardware implementation of a matrix operator,
- is a very useful operator for modern applications,
- including graphic applications (main GPU market).
- → A mathematical operator whose genericity justifies that it occupies a part of the chip!





Cache memory improvement

New fast memory:

- 96 or 128 KBytes per SM
- Used for both: L1 cache, shared memory, texture cache

Rmk: The « shared memory » is an unmanaged L1 cache memory. The application developer has to design and implement a strategy adapted to its computations!

- If the shared memory is unused, the 96 KBytes will be automatically used for L1 cache
- A new and more efficient cache management strategy has been implemented

Objectives of this new fast memory architecture and management:

- To decrease the performance loss when not using shared memory...
- ... many users have refused to design and implement a new cache management strategy (too difficult).

Recent architecture issues Evolution of the GPU features

Feature support (unlisted features are supported for all compute capabilities)	Compute capability (version)																
i eature support (unitsted reatures are supported for an compute capabilities)	1.0	1.1	1.2	1	.3 2.	x 3.0	3.	2	3.5, 3	.7, 5	5.0, 5.2	5.	.3 6	6.x 7	.x	8.0	8.
Integer atomic functions operating on 32-bit words in global memory	No						10		V								
atomicExch() operating on 32-bit floating point values in global memory	NO	No Yes															
Integer atomic functions operating on 32-bit words in shared memory																	
atomicExch() operating on 32-bit floating point values in shared memory	N	lo								Yes							
Integer atomic functions operating on 64-bit words in global memory		10								res	2						
Warp vote functions																	
Double-precision floating-point operations		No)	Yes						
Atomic functions operating on 64-bit integer values in shared memory																	
Floating-point atomic addition operating on 32-bit words in global and shared memory																	
_ballot()																	
_threadfence_system()		No				Yes											
_syncthreads_count(), _syncthreads_and(), _syncthreads_or()																	
Surface functions																	
3D grid of thread block																	
Warp shuffle functions , Unified Memory			No								Ye	s					
Funnel shift		No Yes															
Dynamic parallelism			No Yes														
Half-precision floating-point operations: addition, subtraction, multiplication, comparison, warp shuffle functions, conversion						No								Y	es		
Atomic addition operating on 64-bit floating point values in global memory and shared memory	/	No							Yes								
Tensor core		No							Yes								
Mixed Precision Warp-Matrix Functions		No						Yes									
Hardware-accelerated async-copy							1	No								Ye	es
Hardware-accelerated Split Arrive/Wait Barrier							1	No								Ye	es
L2 Cache Residency Management							1	No								Ye	es



Evolution of the GPU Tesla

Tesla Product	Tesla K40	Tesla M40	Tesla P100	Tesla V100
GPU	GK180 (Kepler)	GM200 (Maxwell)	GP100 (Pascal)	GV100 (Volta)
SMs	15	24	56	80
TPCs	15	24	28	40
FP32 Cores / SM	192	128	64	64
FP32 Cores / GPU	2880	3072	3584	5120
FP64 Cores / SM	64	4	32	•32
FP64 Cores / GPU	960	96	1792	2560
Tensor Cores / SM	NA	NA	NA	8
Tensor Cores / GPU	NA	NA	NA	640
GPU Boost Clock	810/875 MHz	1114 MHz	1480 MHz	1530 MHz
Peak FP32 TFLOPS ¹	5	6.8	10.6	15.7
Peak FP64 TFLOPS ¹	1.7	.21	5.3	7.8
Peak Tensor TFLOPS ¹	NA	NA	NA	125

Some architecture features do not evolve monotonously



GPU architecture

