







CentraleSupélec  

Mineure CalHau2

GPU architecture

Stéphane Vialle

 université  Sciences et technologies de l'information et de la communication (STIC)  

Stephane.Vialle@centralesupelec.fr
<http://www.metz.supelec.fr/~vialle>

CentraleSupélec


GPU architecture

- 1 – From vector to GPU based architectures
- 2 – NVIDIA products
- 3 – CUDA cores architecture
- 4 – Recent architecture issues

From vector to GPU based architectures

Vector and SIMD architectures


8 vector processors



Cray Y-MP (VECTOR architecture)

Vector instruction set

65536 1bit-ALU



CM2 (SIMD architecture)

SIMD instruction set

Extended Fortran / Extended C-language

Programming language & machines: to apply same instruction suites on each element of large data-arrays

Cray1
1976


.....


CM2 – Cray Y-MP
1987-1988


.....


DEC MasPar

1992-1996










From vector to GPU based architectures

Summit - USA: N°1 November 2019

143.5 Pflops

- 9 216 processors IBM POWER9 22C 3.07GHz
- **27 648 GPU Volta GV100: 6 GV100/node**
→ 2 282 544 « cores » (CPU cores + CUDA cores)
- interconnect: Dual-rail Mellanox EDR Infiniband
- 10 MWatt




GPU architecture

- 1 – From vector to GPU based architectures
- 2 – **NVIDIA products**
- 3 – CUDA cores architecture
- 4 – Recent architecture issues

From vector to GPU based architectures


GeForce / Tesla families

2 NVIDIA product families, 2 strategies:

<p>Available cores:</p> <ul style="list-style-type: none"> • Generic CUDA Cores • Tensor Cores • Ray Tracing Cores <p>Floating-point format:</p> <ul style="list-style-type: none"> • simple-precision: many units, high perf • double-precision: very few units, low perf <p>Computing capabilities:</p> <ul style="list-style-type: none"> • NOT certified <p>Insertion into clusters</p> <ul style="list-style-type: none"> • forbiden! 	 <p>Available cores:</p> <ul style="list-style-type: none"> • Generic CUDA Cores • Tensor Cores • Ray Tracing Cores <p>Floating-point format:</p> <ul style="list-style-type: none"> • simple-precision: many units, high perf • double-precision: many units, high perf <p>Computing capabilities:</p> <ul style="list-style-type: none"> • certified <p>Insertion into clusters</p> <ul style="list-style-type: none"> • authorized/recommended
--	--

From vector to GPU based architectures

GeForce packaging



GeForce 256
1999


Air cooled

Water cooled

GeForce RTX 2080 Ti
2018

From vector to GPU based architectures

Tesla V100 packaging



GV100 has been a 3 billion dollar R&D project

CentraleSupélec

GPU architecture

- 1 – From vector to GPU based architectures
- 2 – NVIDIA products
- 3 – CUDA cores architecture**
- 4 – Recent architecture issues

CentraleSupélec

Architecture des GPU et principes de base de CUDA

1 – Architecture d'un GPU NVIDIA

- Vue d'ensemble CPU-GPU
- Principaux concepts d'architecture
- Cache générique des GPU
- Perception de l'architecture d'un GPU
- Nouveautés architecturales
- Quelques valeurs...

CentraleSupélec

CUDA cores architecture

CPU-GPU overview

- Both CPU and GPU are « multi-cores » with « hierarchical memories »

Multi-cores CPU

Core 1
SIMD units

Core 2
SIMD units

Core 3
SIMD units

Core 4
SIMD units

Internal cache(s)

External cache (sometimes)

RAM of the CPU board

NVIDIA GPU, including N Stream Multiprocesseurs (SM)

SIMT units


Memories of SM #1


Internal cache(s)


RAM of the GPU board

PCI express

NVLink







CentralSupélec

CUDA cores architecture

Stream Multiprocessors architecture

What is a « CUDA core » ?

→ It is a *hardware thread*:

- 1 ALU + access to SP and DP floating point units + some registers of the SM + access to the shared memory + access to the global memory of the GPU

CUDA core

Comparison to CPU:

- A CUDA core can be compared to one ALU of a CPU SIMD unit (AVX units)
- A CPU core can be compared to one Stream Multiprocessor of a GPU

Never say only « core » about a GPU !
→ Can lead to confusion

document nVIDIA

CentralSupélec

CUDA cores architecture

GPU multiple memories

Multiple memories are available:

- with different sizes

Pascal
Volta
Turing

- 96KB/SM but 48KB/block of th.
- 64Kreg/SM (256KB/SM)

CPU + RAM → 8-12 GB on GeForce Turing (accessed across L2-L1 cache)

CentralSupélec

CUDA cores architecture

GPU multiple memories

Multiple memories are available:

- with different sizes
- and different speeds

2-4 clock tics unconstrained

1 clock tic (*0s)

Slow & constrained (requires *coalescent* accesses or becomes *very* slow)

→ Store the right data in the right memory
→ Make the right accesses

Read Only fast cache


Read Only fast cache with graphic based algorithm

CPU-GPU transfers: mandatory, but on PCIe it can kill the speedup!

CPU + RAM → 8-12 GB on GeForce Turing (accessed across L2-L1 cache)

CUDA cores architecture
Turing memory hierarchy

- All data accesses cross the L2 generic cache
- Both L1 generic cache and specialized texture cache read the L2 generic cache
- Using only L2-L1 mechanism is not so disadvantageous since Turing architecture
- But using the *Shared Memory* is still efficient (and more complex)



GPU architecture

- 1 – From vector to GPU based architectures
- 2 – NVIDIA products
- 3 – CUDA cores architecture
- 4 – Recent architecture issues

Recent architecture issues
New Tesla GPU

Volta architecture:

- ex : carte V100 (pro) pour le calcul
- unités de calcul entier
- unités de calcul simple précision
- unités de calcul double précision
- **Tensor cores**

The image shows a microscopic view of a GPU die on the left and a detailed schematic of a single Stream Multiprocessor (SM) on the right. The SM schematic includes components like Register File, L1 Cache, L2 Cache, Memory Controller, and various functional blocks like Tensor Cores, CUBEs, and BRUs.



1 Stream Multiprocessor

Recent architecture issues

New GeForce GPU

Turing architecture:
 Ex : RTX 2080Ti GPU board

- unités de calcul entier
- unités de calcul simple précision
- **Tensor cores**
- **Ray Tracing cores**
- **(re-)Unified Cache L1 – Shared memory**


1 Stream Multiprocessor

Recent architecture issues

New GeForce GPU

Turing architecture:
 Ex : RTX 2080Ti GPU board

- 72 Stream Multiprocessor (SM)
- 64 CUDA cores / SM
 → 4608 CUDA cores
- Double-precision computing is possible but slow
- 8 Tensor cores / SM
 → 576 Tensor cores
- 1 Ray Tracing core / SM
 → 72 RT cores
- **More efficient cache memory**




1 Stream Multiprocessor

Recent architecture issues

Motivation to design RT cores

Ray Tracing cores:

- Final objective: « real time ray tracing for video »
- Currently: GPU not powerful enough
 → Real Time RT on a subset of rays
 + interpolation with Tensor Cores



Video game remains the main market for NVIDIA
 → GPU architecture evolutions must be useful for the video game market

SOL MAN from NVIDIA SOL ray tracing demo running on a Turing TU102 GPU with NVIDIA RTX technology in real-time

Recent architecture issues

Tensor Core features

Tensor cores:

1 TC achieves a flow of product-add on a flow of 4x4 matrixes

- $D = A.B$: produces a flow of D output matrixes
- $D = A.B + C$, with accumulation of A.B product flow into C matrix

$$D = \begin{bmatrix} A_{11} & A_{12} & A_{13} & A_{14} \\ A_{21} & A_{22} & A_{23} & A_{24} \\ A_{31} & A_{32} & A_{33} & A_{34} \\ A_{41} & A_{42} & A_{43} & A_{44} \end{bmatrix} \begin{bmatrix} B_{11} & B_{12} & B_{13} & B_{14} \\ B_{21} & B_{22} & B_{23} & B_{24} \\ B_{31} & B_{32} & B_{33} & B_{34} \\ B_{41} & B_{42} & B_{43} & B_{44} \end{bmatrix} + \begin{bmatrix} C_{11} & C_{12} & C_{13} & C_{14} \\ C_{21} & C_{22} & C_{23} & C_{24} \\ C_{31} & C_{32} & C_{33} & C_{34} \\ C_{41} & C_{42} & C_{43} & C_{44} \end{bmatrix}$$

FP16 or FP32 FP16 FP16 FP16 or FP32

64 specialized computing units

Possible mixed-precision:

- input matrixes encoded on 16 bits
- internal computing on 32 bits
- output matrix flow on 16 or 32 bits

Useful for many kinds of applications: image processing, Machine Learning, Linear Algebra...

D

Recent architecture issues

Tensor Core features

Tensor cores:

A Tensor Core achieves a flow of product-add on a flow of 4x4 matrixes

- $D = A.B$: produces a flow of D output matrixes
- $D = A.B + C$, with accumulation of A.B product flow into C matrix

A Tensor core:

- is a hardware implementation of a matrix operator,
- is a very useful operator for modern applications,
- including graphic applications (main GPU market).

→ A math operator who deserves to occupy part of the chip!

64 specialized computing units

D

Recent architecture issues

Cache memory improvement

New fast memory:

- 96 KBytes per SM
- Used for both: L1 cache, shared memory, texture cache

Rmk: The « shared memory » is an unmanaged L1 cache memory. The application developer has to design and implement a strategy adapted to its computations!

- If the shared memory is unused, the 96 KBytes will be automatically used for L1 cache
- A new and more efficient cache management strategy has been implemented

Objectives of this new fast memory architecture and management:

- To decrease the performance loss when not using shared memory...
- ... many users have refused to design and implement a new cache management strategy (too difficult).

Recent architecture issues

Evolution of the GPU features

(<https://en.wikipedia.org/wiki/CUDA>)

Feature support (unlisted features are supported for all compute abilities)	Compute capability (version)												
	1.0	1.1	1.2	1.3	2.0	3.0	3.2	3.5, 3.7, 5.0, 5.2	5.3	6.x	7.x	8.x	
Integer atomic functions operating on 32-bit words in global memory	No	Yes											
atomicExch() operating on 32-bit floating point values in global memory	No	Yes											
Integer atomic functions operating on 32-bit words in shared memory	No	Yes											
atomicExch() operating on 32-bit floating point values in shared memory	No	Yes											
Integer atomic functions operating on 64-bit words in global memory	No	Yes											
Warp vote functions	No	Yes											
Double-precision floating-point operations	No	Yes											
Atomic functions operating on 64-bit integer values in shared memory	No	Yes											
Floating-point atomic addition operating on 32-bit words in global and shared memory	No	Yes											
__ballot()	No	Yes											
__threadfetch_system()	No	Yes											
__syncthreads_count(), __syncthreads_and(), __syncthreads_or()	No	Yes											
Surface functions	No	Yes											
3D grid of thread block	No	Yes											
Warp shuffle functions	No	Yes											
Funnel shift	No	Yes											
Dynamic parallelism	No	Yes											
Half-precision floating-point operations: addition, subtraction, multiplication, comparison, warp shuffle functions, conversion	No	Yes											
Atomic addition operating on 64-bit floating point values in global memory and shared memory	No	Yes											
Tensor core	No	Yes											


Recent architecture issues

Evolution of the GPU Tesla

Tesla Product	Tesla K40	Tesla M40	Tesla P100	Tesla V100
GPU	GK180 (Kepler)	GM200 (Maxwell)	GP100 (Pascal)	GV100 (Volta)
SMs	15	24	56	80
TPCs	15	24	28	40
FP32 Cores / SM	192	128	64	64
FP32 Cores / GPU	2880	3072	3584	5120
FP64 Cores / SM	64	4	32	32
FP64 Cores / GPU	960	96	1792	2560
Tensor Cores / SM	NA	NA	NA	8
Tensor Cores / GPU	NA	NA	NA	640
GPU Boost Clock	810/875 MHz	1114 MHz	1480 MHz	1530 MHz
Peak FP32 TFLOPS ¹	5	6.8	10.6	15.7
Peak FP64 TFLOPS ¹	1.7	.21	5.3	7.8
Peak Tensor TFLOPS ²	NA	NA	NA	125

Some architecture features do not evolve monotonously

GPU architecture



End
